

- 1 -

APPARATUS AND METHOD FOR PRODUCING SEMICONDUCTORS

BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to an apparatus and a method for producing semiconductors, particularly to a semiconductor producing apparatus and method which are suited for conducting desired etching on semiconductor wafers.

2. Description of the Related Art

Referring to the accompanying drawings, FIG. 6 is a schematic illustration of a typical conventional etching system. In the drawing, reference numeral 1 indicates an etching unit which etches the wafer (semiconductor wafer) by making use of plasma generated under reduced pressure. Here, the wafer is worked in conformity to the mask pattern formed on said wafer. Numeral 2 designates an ashing unit which removes the mask remaining on the wafer immediately after etching by ashing process. Numeral 3 is a wafer transport means whereby the wafers contained in a cassette 5 are transported to said units. Numeral 4 refers to a wafer, such as a semiconductor wafer, which is to be etched, and numeral 5 denotes a wafer cassette, which is a jig for transporting the wafers such as semiconductor wafers to be etched. Approximately 25 sheets of wafer are contained in each cassette which is properly

Traffic line C in the drawing indicates the wafer transport route, which shows an example of the order of treatment conducted on each wafer. On

10 time.

system 6.

20 (including FOUP (front opening unified pod)) is transported to and set in position in the etching system 6. In step 3, etching and ashing are carried out by operating the etching and ashing units 1 and 2. In this operation, the sheet wafers are taken out one
25 by one from the cassette and transported to the etching unit 1 for etching. On completing the etching work by the etching unit 1, the wafer is carried to the ashing unit 2 one by one by the transport means 3 and ashed by

said unit 2. The wafer which has finished the ashing treatment is then placed in the cassette 5. In step 4, the wafer-loaded cassette 5 is taken out and transported to a wetting unit not shown. In step 5, the wafer is subjected to a wetting treatment (e.g., for peeling of the side wall) by the wetting unit. In step 6, the wafer-containing cassette is transferred to a measuring device not shown, and in step 7, the post-treatment measurement of size is made.

10 In the course of etching work, a protective film is formed on the side of the element as shown in FIG. 1, and in some cases, the thickness of this film becomes unnegligibly large vis-à-vis to the controlled value of CD. Therefore, even if an integrated
15 measuring instrument for measurement of CD is incorporated in the etching system, the result of measurement may be affected by the disturbance induced by said protective film, jeopardizing high-precision control of CD. Thus, the results from said integrated
20 measuring instrument may not provide significant data as an index for the control of the above-said and other working steps.

Further, in the conventional system, as shown in FIG. 6, both etching unit 1 and ashing unit 2 are
25 provided in the system 6, and each wafer is transported between them by a transport means.

Also, each working unit is basically designed to perform treatment on the lot base, that is,

10080539 022502

according to this system, only after the whole number (lot) of the wafers contained in a cassette have been finished with one treatment, they are allowed to proceed to the next treatment step. Thus, the treatment by each working unit is conducted on the lot base as shown by the time chart of FIG. 7. Therefore, according to this system, even if a failure or fault should be detected in step 7 (step for post-treatment measurements) which is the final step, the etching treatment for that lot is already finished, and there is a possibility that many non-conforming wafers exist in the lot.

SUMMARY OF THE INVENTION

The present invention has been made in view of these problems, and it provides a semiconductor producing apparatus and a process therefor according to which the results obtained from the integrated measuring instrument in the etching system can be put to good use as an index for the control of the said and other treating steps, and further, any failure in any working unit such as etching unit is detected in an early stage to reduce the loss of the wafers and the loss of the working time.

In order to solve the above problems, the present invention has incorporated the following means. That is, the semiconductor producing apparatus according to the present invention comprises an

10080539:022502

integrated measuring instrument for measuring the form
or size of the element to be formed into a wafer, an
etching unit for etching said wafer by making use of
plasma generated under reduced pressure, an ashing unit
5 for ashing said etched wafer, a wetting unit for
wetting the etched wafer, a drying unit for drying the
wafer which has finished said wetting treatment, a
transport means by which said wafers taken into a wafer
cassette are transported successively one by one to
10 said integrated measuring instrument and said treating
units, and a transport chamber in which said integrated
measuring instrument, etching unit, ashing unit,
wetting unit, drying unit and transport means are
connected to a transport passage designed to be capable
15 of being reduced in pressure, and which is provided
with a wafer cassette inlet for receiving the cassette
containing a plural number of sheets of wafer to be
etched.

Other objects, features and advantages of the
20 invention will become apparent from the following
description of the embodiments of the invention taken
in conjunction with the accompanying drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a drawing illustrating the side
25 wall protective film formed by etching.

FIG. 2 is a drawing illustrating the process
of measurement by the integrated measuring instrument.

FIG. 3 is a schematic illustration of the semiconductor producing apparatus in an embodiment of the present invention.

FIG. 4 is a drawing illustrating the
5 integrating process by the semiconductor producing apparatus.

FIG. 5 is a drawing illustrating the treatments for each wafer by the semiconductor producing apparatus.

10 FIG. 6 is a schematic illustration of a typical conventional etching system.

FIG. 7 is a drawing illustrating the treatments for each wafer (semiconductor wafer).

DETAILED DESCRIPTION OF THE INVENTION

15 The recent years have seen remarkable advancement of miniaturization of element structures aimed at speed-up, reduction of power consumption, etc., of the semiconductor elements. Enhancement of efficiency and precision in the control of element
20 manufacturing process is also advancing acceleratedly for the reduction of manufacturing cost of the elements.

Control of characteristics (operating point) of transistors in the element manufacturing process is
25 usually effected by controlling the gate length (CD value) of transistors. For example, in case the gate length is 150 nm, the scatter of CD value allowed in

20250220:025500

the gate etching process is approximately 5 nm.

In the ordinary etching process, in order to secure element form (for example, verticality), etching operation is carried out by supplying an additive gas (for example, O₂ or CF type gas) to the reactive gas (for example, Cl₂ or HBr). The additive gas serves for forming a film (for example, a material containing Si and O or a material containing Si and C) on the side of the element during working to produce an effect as a side wall protective film for preventing further advance of working on the side of the element. However, in case of using certain types of additive gas, the side wall protective film may thicken to about 1 to 5 nm, so that such a film needs to be removed after etching. Also, even if the formed protective film is small in thickness, there is a possibility that the element such as Cl or Br used for etching would remain in the protective film, so that it is necessary to remove the protective film by a cleansing step.

FIG. 1 illustrates the side wall protective film formed by etching, wherein FIG. 1(a) shows the condition of the wafer (wafer) before etching and FIG. 1(b) shows the condition after etching.

In the drawings, reference numeral 11 indicates a silicon substrate, 12 a ground film, 13 a material to be etched, and 14 a resist pattern.

When anisotropic etching is conducted on the substrate of the condition of FIG. 1(a), only the

portion of the material to be etched which is not covered with the mask 14 is etched away, as shown in FIG. 1(b). Numeral 15 in the drawing refers to the side wall protective film formed on the side of said material by etching.

As viewed above, the thickness (1-5 nm) of the side wall protective film is an amount unnegligible in view of the controlled value of CD. Therefore, in control of the CD value in the semiconductor element manufacturing process, the presence of the protective film can not be ignored.

FIG. 2 is a diagrammatic chart illustrating the measuring process by an integrated measuring instrument. Here, explanation is made regarding an instance where an optical measuring device called Optical Critical Dimension measuring instrument (which is also called OCD) is used as the integrated measuring instrument.

In this Optical Critical Dimension measuring instrument, light is applied to the lattice mark provided on the wafer, with the wavelength or incident angle being used as parameter, and reflectance (spectral reflectance) is measured. Then the result is compared with the characteristics library previously prepared by theoretical calculations, and the library waveform in good agreement therewith is searched, thereby determining (estimating) the geometry of the lattice mark and the thickness of the ground film.

Generally, said characteristics library is prepared by making use of simulation techniques. As input information for this simulation, the expected form of the subject of measurement, film structure and optical constants (such as refractive index (n) and extinction coefficient (k)) are input. Therefore, in case said input information of the wafer to be measured is unavailable, it is impossible to make measurements of the subject wafer.

Accordingly, measurement is difficult for those films whose form rectified after each treatment is unspecified, such as the said side wall protective film formed after etching, and the films whose composition is unknown. It is therefore necessary to make measurement after removing the unnecessary portions, such as the side wall protective film, by wetting or other suitable treatment.

As another integrated measuring instrument, an atomic force microscope (AFM) which makes use of interatomic force of material can be used. This device, however, requires much time for the measurement, so that it is unpractical as a meter which is expected to make measurement in the course of the treating process as in the present invention.

FIG. 3 is a schematic illustration of the semiconductor manufacturing system in an embodiment of the present invention. In the illustration, numeral 101 designates an etching unit which etches the wafer

10080539 022502

(semiconductor wafer) by making use of plasma generated under reduced pressure. Here, the wafer is worked in conformity to the mask pattern formed on said wafer. Numeral 102 refers to an ashing unit which ashes away
5 the mask remaining on the wafer immediately after etching.

103 indicates a wafer transport means comprising a transport passage 103a which can be depressurized. This transport means is capable of
10 transporting the wafers contained in a cassette to the integrated measuring instrument and other working units, without being exposed to the air, along said depressurizable transport passage 103a.

107 is a wetting unit which functions to
15 remove the corrosive substances produced by the etching work to prevent corrosion of the etched wafer. In the wafer immediately after etching, a side wall protective film may deposit on the wall surface of the etched material as mentioned before. It is a role of said
20 wetting unit to remove this side wall film. 108 is a drying unit which dries the wafer which has gone through the wetting treatment.

106 denotes an integrated measuring instrument which measures the fine worked form of the
25 wafer before and after the treatment done by said etching unit 101. As measurement of the wafer is made after the treatment by said wetting unit 107, it is possible to make correct measurement of form and film

205220-6503001

thickness, free from the influence of said side wall protective film. This integrated measuring instrument 106 can be operated either under normal pressure or under reduced pressure, so that it may be mounted at a position in the wafer alignment mechanism set under normal pressure or the load lock chamber under reduced pressure, or halfway on the atmospheric air transport passage or wafer transport route, or alongside with any of said working units. As for the way of mounting of this metrology 106, it may be directly installed at any of the above-said positions, or may be fitted in the upper part of a quartz window disposed at any of said positions.

104 represents the wafers such as semiconductor wafers which are to be etched, and 105 designates a fixture which aids transport of the wafer such as semiconductor wafer to be etched. Approximately 25 sheets of wafer are contained in each cassette which is set in position in the etching system 6. A load lock chamber may be provided between said integrated measuring instrument 106, each treating unit and said depressurizable transport passage 103a. The transport passage between said wetting unit 107 and drying unit 108 is preferably designed to connect them directly without interposition of said depressurizable transport passage.

Traffic line D in the drawing shows the wafer transport route, representing an example of the process

40080539 022522 205220 62508001

in which the wafer is treated. The wafer which has completed the work by the integral treating system 109 is put back in the cassette 104 and carried to the next step through an inlet port not shown.

5 FIG. 4 is a schematic chart illustrating the integral process (through-process) by said semiconductor manufacturing system 109. As mentioned before, this semiconductor manufacturing system comprises an integral metrology, an etching unit, an ashing unit, a
10 wetting unit, a drying unit and a wafer transport means. By the wafer transport means, the wafers (wafers) contained in each wafer cassette are transported one by one successively to the integrated measuring instrument and each working unit.

15 After the wafer cassette containing the wafers which had got through with the preceding steps has been received, the form or size of each received wafer is measured in step 21. The wafer is etched in step 22. Here, it is possible to rectify the scatter
20 of work in the preceding step by controlling the etching conditions (feed forward controlling) based on the form or the measured values of geometry.

 Alternatively, after the cassette containing the wafers which had gone through the preceding step has been
25 received, the wafer may be immediately subjected to etching work in step 22 by skipping step 21. Further, the etching conditions may be controlled (feed forward controlling) based on the results of measurements in

10880539-02500F

the inspection step before the said preceding step.

In step 23, ashing is carried out to remove the mask remaining on the wafer immediately after etching. In step 24, the wafer undergoes wetting
5 treatment to get rid of said side wall protective film. In step 25, the wafer is dried. In step 26, the form or size after etching is measured by using said integrated measuring instrument. From the difference between the hereby obtained measured value of form or
10 size after etching and the measured value obtained in step 21, it is possible to detect the amount of etching work done by the semiconductor manufacturing system. Also, the form or the measured value of size after etching or the said difference is fed back to the
15 etching conditions in step 22 to control the said conditions (feed back controlling). Thus, the etching conditions can be optimized by this feed back controlling. The process may be suspended when imperfection of the etching work result is detected.

20 The above-described process (the process following the order shown by solid lines in the drawing) is carried out in the order of: pre-treatment measurement→etching→ashing→wetting→post-treatment measurement, but it is also possible to carry out the
25 process in the following order (the process following the order shown by broken lines): pre-treatment measurement→etching→wetting→ashing→post-treatment measurement.

1008039 022501

It is advised to employ this order in case the side wall protective film can not be removed by the wetting treatment as the protective film is hardened when ashing is conducted before wetting. Here, ashing
5 can be performed after drying which is conducted after wetting.

FIG. 5 is the diagrams (flow chart and time chart) illustrating the treating process of each wafer (semiconductor wafer) by the semiconductor manufac-
10 turing system. As mentioned before, this semiconductor manufacturing system is provided with a wafer transport means whereby the wafers contained in the cassette 5 are transported one by one to the integrated measuring instrument and each working unit, without being exposed
15 to the outer air, along said depressurizable transport passage 103a.

First, the cassette 105 containing the wafers which have got through the preceding steps is set in the semiconductor manufacturing system 109. In step
20 31, pre-treatment measurements (measurement of size, etc.) of the wafer are made. The wafers contained in the cassette are carried one by one continuously to the integrated measuring instrument 106 and measured successively. In step 32, the wafers which have
25 finished the measurements are conveyed one by one continuously to the etching unit 101 and etched one by one. The etched wafers are then led one by one continuously to the ashing unit 102 and ashed one by

10080539 022502

In step 34, the wafers which have gone through the wetting treatment are subjected to drying operation and then carried one by one continuously to the integrated measuring instrument 106 whereby the form or size of each wafer is measured. The above process is repeated until one whole lot of the wafers are finished with all said treatments (step 35).

The wafers are worked one by one in each step as shown in the time chart of FIG. 5. Therefore, when a fault is detected in "post-treatment measurement" in the final step 34, this information is immediately fed back to the etching unit to stop its operation or change the etching conditions. It is therefore possible to minimize the number of the wafers which would turn out defective. (In FIG. 5, five sheets of wafer may have fault, but appropriate measure can be taken on the succeeding wafers.)

Further, according to this working system, since the time required for transport between the integrated measuring instrument and each working unit or between the respective working units is short, it is possible to let one sheet of wafer alone go through the whole process (e.g., pre-treatment measurement→ etching→ashing→wetting→post-treatment measurement, or pre-treatment measurement→etching→wetting→

ashing→post-treatment measurement) in advance of the other wafers as a try-out, and carry out working on the other wafers after confirming the result of the try-out wafer. In this case, it is possible to confine to
5 minimum (only one sheet used for the try-out) the number of the wafers which could become defective.

According to the present invention, as described above, there are provided a semiconductor manufacturing system and a treating process according
10 to which the result of etching work obtained from an integrated measuring instrument can be utilized as an index for the control of the etching and other working steps, and further, it is possible to detect in an early state any working fault of the working units to
15 reduce the loss of the wafers and the working time.

It should be further understood by those skilled in the art that the foregoing description has been made on embodiments of the invention and that various changes and modifications may be made in the
20 invention without departing from the spirit of the invention and the scope of the appended claims.

10080530 6E503001
205220 6E503001